

Circuit Simulation Lab:17

Design of Synchronous /Asynchronous T Flops


Introduction

The purpose of this experiment is to introduce the design of Synchronous/asynchronous sequential circuits, in this case T Flipflop.

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Design one circuit which has Synchronous and Asynchronous outputs for a T Flip Flop with Clear and Reset Signals in behavioral modeling and capture waveforms.